Calculator

Memory bandwidth calculator (DDR, LPDDR, GDDR)

Circuit design and memory. Everything is calculated in your browser; nothing you enter is sent to a server.

KEY POINTS

Peak memory bandwidth is the transfer rate × bus width ÷ 8: one DDR5-6400 DIMM (64 bit) gives 51.2 GB/s, and two channels 102.4 GB/s. A high-end GPU with GDDR6X at 21 Gbps on a 384-bit bus reaches about 1 TB/s. Real applications see 60 to 90% of the theoretical value because of refresh and bank conflicts.

Inputs

Peak bandwidth102.4GB/s
Effective bandwidth (estimate)76.8GB/s
Total bus width128bit
Data rate per pin6.40Gbps
Effective bandwidth per core4.80GB/s
Time to read 1 GB (effective)13.02ms

Peak bandwidth is the theoretical maximum. Real applications typically see 60 to 90% of it because of refresh, bank conflicts, read/write turnarounds and access patterns. ECC bits are not counted in the bandwidth.

Bandwidth by memory standard (per channel or per chip)

StandardPin speedBus widthBandwidthNotes
DDR4-32003.2 Gbps64 bit25.6 GB/sOne DIMM = 64 bit
DDR5-64006.4 Gbps64 bit51.2 GB/sOne DIMM = 2 subchannels × 32 bit
DDR5-8800 (MRDIMM)8.8 Gbps64 bit70.4 GB/sHigh-speed server DIMM
LPDDR5-64006.4 Gbps16 bit12.8 GB/sOne channel = 16 bit
LPDDR5X-85338.5 Gbps16 bit17.1 GB/sOne channel = 16 bit
GDDR6 16Gbps16.0 Gbps32 bit64.0 GB/sOne chip = 32 bit
GDDR6X 21Gbps21.0 Gbps32 bit84.0 GB/sOne chip = 32 bit (PAM4)
GDDR7 32Gbps32.0 Gbps32 bit128.0 GB/sOne chip = 32 bit (PAM3)

DDR, LPDDR, GDDR and HBM compared

Memory bandwidth is the speed per pin times the number of pins. DDR prioritizes the flexibility of replaceable DIMMs and builds bandwidth from 64-bit channels and the number of channels. LPDDR lowers the voltage for smartphones and laptops, sits right next to the SoC and uses many 16-bit channels. GDDR pushes pin speed as far as possible for GPUs, reaching 20 to 30 Gbps or more per pin with multi-level PAM4 and PAM3 signaling.

HBM keeps pin speed modest but stacks DRAM with TSVs and connects it to the processor on an interposer through thousands of wires, giving an enormous bus width of 1024 bits per stack (2048 bits for HBM4). AI GPUs use HBM because memory bandwidth, not compute, becomes the bottleneck.

FAQ


How is DDR5 bandwidth calculated?

Multiply the transfer rate in MT/s by the bus width in bits and divide by 8. DDR5-6400 × 64 bit ÷ 8 = 51.2 GB/s per DIMM.

Why do AI GPUs use HBM instead of GDDR?

HBM stacks DRAM with TSVs and connects it through an interposer with a 1024-bit bus per stack (2048 bits for HBM4), giving far more bandwidth than GDDR at a lower pin speed.

Related equipment and companies


More calculators


Circuit design and memory

Last updated: October 23, 2026