Calculator

HBM bandwidth calculator (GPU memory bandwidth and capacity)

Circuit design and memory. Everything is calculated in your browser; nothing you enter is sent to a server.

KEY POINTS

HBM bandwidth per stack is pin speed × interface width ÷ 8: about 1.2 TB/s for HBM3E (9.6 Gbps, 1024 bit) and about 2 TB/s for HBM4 (8 Gbps, 2048 bit). A GPU's total bandwidth multiplies this by the number of stacks. In batch-1 LLM inference every token reads all weights, so the generation speed ceiling is roughly bandwidth ÷ weight size.

HBM configuration

Total memory bandwidth9.83 TB/s
Bandwidth per stack1.23 TB/s
Total capacity (physical)288GB
Capacity per stack36GB

Product presets back-calculate the pin speed per stack from each vendor's published total bandwidth and capacity. As with the H200's 141 GB, a product's rated capacity can be slightly below the physical capacity.

LLM inference token rate (theoretical ceiling)

Maximum generation speed per user49.2tokens/s
Weight size140GB
Fits in HBM?Yes

At batch size 1, every token requires reading all weights from HBM once, so the speed ceiling is roughly bandwidth ÷ weight size. This estimate excludes KV cache reads and compute time. Larger batches process several users with the same reads, raising overall throughput.

Bandwidth by HBM generation

Calculated at the typical maximum pin speed of each generation. HBM4 uses the JEDEC values (2048 bit, 8 Gbps); memory makers are developing faster parts.
GenerationPin speedInterface widthPer stackWith 8 stacks
HBM2E3.6 Gbps1024 bit461 GB/s3.69 TB/s
HBM36.4 Gbps1024 bit819 GB/s6.55 TB/s
HBM3E9.6 Gbps1024 bit1.23 TB/s9.83 TB/s
HBM48 Gbps2048 bit2.05 TB/s16.38 TB/s

What sets HBM bandwidth

HBM stacks DRAM dies vertically, connects them with TSVs and places them next to the GPU on an interposer. Each stack has a very wide interface of 1024 bits (2048 bits for HBM4), so even though each pin is slower than GDDR, the sheer number of pins gives an order of magnitude more bandwidth. GDDR6X is 32 bits per chip, so even at 21 Gbps one chip delivers 84 GB/s.

Bandwidth can be raised by increasing pin speed, widening the interface or adding stacks. The number of stacks is limited by the GPU's perimeter and the size of the interposer, which is why HBM4 doubled the interface width.

FAQ


How much bandwidth does one HBM3E stack provide?

At 9.6 Gbps on a 1024-bit interface, 9.6 × 1024 ÷ 8 is about 1.2 TB/s per stack.

Why does HBM4 double the interface width?

The number of stacks is limited by the GPU's perimeter and the interposer size, so widening each stack's interface to 2048 bits raises bandwidth without more stacks.

Related equipment and companies


More calculators


Circuit design and memory

Last updated: October 23, 2026